LAUSR.org creates dashboard-style pages of related content for over 1.5 million academic articles. Sign Up to like articles & get recommendations!

Gate controllable spin transistor with semiconducting tunneling barrier

Photo from wikipedia

In this work, we have fabricated a single layer graphene spin transistor on SiO2/Si with a semiconducting tri-layer MoS2 as the tunneling barrier between the ferromagnetic electrodes and the graphene… Click to show full abstract

In this work, we have fabricated a single layer graphene spin transistor on SiO2/Si with a semiconducting tri-layer MoS2 as the tunneling barrier between the ferromagnetic electrodes and the graphene channel. The spin transport in this parallel heterostructure were investigated in detail. The spin switch signal was controlled by tuning the conductivity of MoS2 with different gate voltages. When MoS2 was turned off under negative back gate voltage, the spin switch signal was clearly obtained, whereas it disappeared when MoS2 was conductive under positive back gate bias. This spin transistor showed on, subthreshold and off states when back gate voltage changed from negative to positive. This work exploited a new possibility of semiconducting 2D materials as the tunneling barrier of spin valves.

Keywords: spin transistor; spin; gate; tunneling barrier

Journal Title: Nano Research
Year Published: 2020

Link to full text (if available)


Share on Social Media:                               Sign Up to like & get
recommendations!

Related content

More Information              News              Social Media              Video              Recommended



                Click one of the above tabs to view related content.