LAUSR

Abstract This paper discusses the Transmission Line Pulse (TLP) analysis, generally used for electrostatic discharge (ESD) device characterization, as high potential usable tool also for non-ESD structures. TLP technique, combined with DC and pulsed I-V characterization, is performed to study the contribution of trap states on current conduction in Metal-Insulator-Metal (MIM) capacitors with an HfAlO stack. The importance of the above mentioned methods is demonstrated by comparing two generations of samples with slightly different charge trapping mechanisms; their impact on the current conduction is furthermore studied by decreasing the pulse width down to 50 nsec. TLP analysis is finally discussed as interesting method to investigate the influence of trap states on the device robustness. The evaluation of breakdown voltage for different time pulses allows to distinguish whether different failure mechanisms occur or not and to establish the impact of trap states.