LAUSR.org creates dashboard-style pages of related content for over 1.5 million academic articles. Sign Up to like articles & get recommendations!

FPGA implementation of adaptive digital pre-distorter with improving accuracy of lookup table by Taylor series method

Photo by markusspiske from unsplash

Due to the non-linear behaviour of the power amplifier (PA), the amplification of signals with fluctuating envelopes leads to distortion inevitably. These non-linear effects can be counteracted by the digital… Click to show full abstract

Due to the non-linear behaviour of the power amplifier (PA), the amplification of signals with fluctuating envelopes leads to distortion inevitably. These non-linear effects can be counteracted by the digital pre-distortion (DPD) with the adaption and updating of lookup table (LUT). In this Letter, a low-complexity LUT implemented by FPGA of pre-distortion PA lineariser is proposed to obtain more accurate linearisation. The algorithm utilises interpolation of the LUT with the method of Taylor series. The experiment shows that this method can be used to obtain the more accurate indexed value of LUT to estimate the PA behaviour for effective DPD.

Keywords: taylor series; digital pre; lookup table; method

Journal Title: Electronics Letters
Year Published: 2018

Link to full text (if available)


Share on Social Media:                               Sign Up to like & get
recommendations!

Related content

More Information              News              Social Media              Video              Recommended



                Click one of the above tabs to view related content.