LAUSR.org creates dashboard-style pages of related content for over 1.5 million academic articles. Sign Up to like articles & get recommendations!

A Framework for Hardware Impairments-Aware Multi-Antenna Transceiver Design in IoT Systems via Majorization–Minimization

Photo by ldxcreative from unsplash

In view of the nonideality of communication links in the Internet of Things (IoT) originating from transceiver hardware impairments, in this article, we introduce a general framework for hardware impairments-aware… Click to show full abstract

In view of the nonideality of communication links in the Internet of Things (IoT) originating from transceiver hardware impairments, in this article, we introduce a general framework for hardware impairments-aware multiantenna transceiver design, which considers different availabilities of CSI at the transmitter (CSIT) and the receiver (CSIR). The well-known Kronecker model is applied to characterize stochastic channel state information (CSI) errors. For each case, we aim to minimize the (average) total mean square error (MSE) of all data streams subject to the practical per-antenna power constraints. To address the nonconvexity of the formulated problem, we propose an efficient majorization–minimization (MM)-based iterative algorithm to transform the original problem into a series of convex subproblems with semiclosed-form optimal solutions. For low-complexity implementation, we also develop an alternative scheme for directly finding a high-quality suboptimal solution by considering both worst case hardware impairments and worst case CSI errors. In particular, since an explicit expression of the average total MSE for the perfect CSIR and imperfect CSIT case is hard to derive, we instead optimize its effective upper and lower bounds. The prospective applications of our work in the two currently popular multiple-input–multiple-output (MIMO) IoT scenarios are then discussed. Furthermore, we fundamentally reveal the MSE floor effect caused by both hardware distortion and CSI imperfection in the high-SNR regime. Numerical results illustrate the excellent average total MSE and average bit error rate (BER) performance of our proposed algorithms over the adopted benchmark schemes.

Keywords: hardware; impairments aware; framework hardware; transceiver design; hardware impairments

Journal Title: IEEE Internet of Things Journal
Year Published: 2023

Link to full text (if available)


Share on Social Media:                               Sign Up to like & get
recommendations!

Related content

More Information              News              Social Media              Video              Recommended



                Click one of the above tabs to view related content.