LAUSR.org creates dashboard-style pages of related content for over 1.5 million academic articles. Sign Up to like articles & get recommendations!

An Ultra-Low-Power Dual-Polarization Transceiver Front-End for 94-GHz Phased Arrays in 130-nm InP HBT

Photo by mrthetrain from unsplash

We present a fully integrated 94-GHz transceiver front-end in a 130-nm/1.1-THz $f_{{{\text {max}}}}$ InP HBT process. Low power is obtained through low-voltage design and high transistor gain. The IC is… Click to show full abstract

We present a fully integrated 94-GHz transceiver front-end in a 130-nm/1.1-THz $f_{{{\text {max}}}}$ InP HBT process. Low power is obtained through low-voltage design and high transistor gain. The IC is designed for multi-function, dual-polarization phased arrays. At 1.5-V collector bias, in dual-polarization simultaneous receiving mode, the IC has 21-dB gain, <9.3-dB noise figure, and consumes 39 mW, while in transmitting mode with time-duplexed vertical and horizontal outputs, the transceiver front-end achieves 5-dBm output power, 22-dB gain, and consumes 40 mW. At 1-V collector bias, in dual-polarization simultaneous receiving mode, the IC has 22.7-dB gain, <8.9-dB noise figure, and consumes 26 mW, while in transmitting mode, it has 22-dB gain and the saturated output power of 1.4 dBm with 29-mW power consumption.

Keywords: transceiver front; dual polarization; front end; power

Journal Title: IEEE Journal of Solid-State Circuits
Year Published: 2017

Link to full text (if available)


Share on Social Media:                               Sign Up to like & get
recommendations!

Related content

More Information              News              Social Media              Video              Recommended



                Click one of the above tabs to view related content.