LAUSR.org creates dashboard-style pages of related content for over 1.5 million academic articles. Sign Up to like articles & get recommendations!

Analysis and Design of High-Harmonic-Rejection Multi-Ratio mm-Wave Frequency Multipliers

Photo by martindorsch from unsplash

Frequency multipliers are key components for high-quality millimeter-wave signal generations. However, the harmonic spurs generated by the frequency multipliers significantly affect the system performance. As a result, a high harmonic… Click to show full abstract

Frequency multipliers are key components for high-quality millimeter-wave signal generations. However, the harmonic spurs generated by the frequency multipliers significantly affect the system performance. As a result, a high harmonic rejection is required in the frequency multiplier design. In this article, we present a multi-ratio (MR) frequency multiplier that exhibits $\times 5$ and $\times 7$ switchable multiplication ratios. Three processes of frequency multiplication, harmonic generation, harmonic amplification, and harmonic selection, are analyzed, and the corresponding techniques for harmonic suppression are introduced. The harmonic spurs can be suppressed by these three techniques: high-efficiency harmonic generation, injection locking, and tunable fourth-order resonator. First, the high-efficiency harmonic generation is realized by chopping the drain current, which enables a harmonic-rich spectrum to be generated, and the shape of the spectrum can be controlled by the biasing voltage. The second technique, injection locking, can suppress the harmonic spurs by its frequency-modulation (FM) and amplitude-modulation (AM) nature. The third technique, the tunable fourth-order resonator, can select the desired harmonic and suppress others. An MR injection-locked frequency multiplier was implemented in a 65-nm CMOS process as the proof-of-concept design. The multiplier operates from 22.4 to 40.6 GHz, and the measured harmonic rejection ratio is 57.7 dBc at 28 GHz and 51.7 dBc at 39 GHz with 10.0-mW power consumption.

Keywords: high harmonic; frequency; frequency multipliers; design; harmonic rejection

Journal Title: IEEE Journal of Solid-State Circuits
Year Published: 2022

Link to full text (if available)


Share on Social Media:                               Sign Up to like & get
recommendations!

Related content

More Information              News              Social Media              Video              Recommended



                Click one of the above tabs to view related content.