LAUSR.org creates dashboard-style pages of related content for over 1.5 million academic articles. Sign Up to like articles & get recommendations!

Behavior-Aware cache hierarchy optimization for low-power multi-core embedded systems

Photo from academic.microsoft.com

In modern embedded systems, the increasing number of cores requires efficient cache hierarchies to ensure data throughput, but such cache hierarchies are restricted by their tumid size and interfer... Click to show full abstract

In modern embedded systems, the increasing number of cores requires efficient cache hierarchies to ensure data throughput, but such cache hierarchies are restricted by their tumid size and interfer...

Keywords: hierarchy optimization; aware cache; behavior aware; cache; embedded systems; cache hierarchy

Journal Title: Modern Physics Letters B
Year Published: 2017

Link to full text (if available)


Share on Social Media:                               Sign Up to like & get
recommendations!

Related content

More Information              News              Social Media              Video              Recommended



                Click one of the above tabs to view related content.