LAUSR.org creates dashboard-style pages of related content for over 1.5 million academic articles. Sign Up to like articles & get recommendations!

A Novel Topology of Hybrid HVDC Circuit Breaker for VSC-HVDC Application

Photo from wikipedia

The use of high voltage direct current (HVDC) circuit breakers (CBs) with the capabilities of bidirectional fault interruption, reclosing, and rebreaking can improve the reliable and safe operation of HVDC… Click to show full abstract

The use of high voltage direct current (HVDC) circuit breakers (CBs) with the capabilities of bidirectional fault interruption, reclosing, and rebreaking can improve the reliable and safe operation of HVDC grids. Although several topologies of CBs have been proposed to perform these capabilities, the limitation of these topologies is either high on-state losses or long time interruption in the case bidirectional fault current interruption. Long time interruption results in the large magnitude of the fault current in the voltage source converter based HVDC (VSC-HVDC) system due to the high rate of rise of fault current. This paper proposes a new topology of hybrid CB (HCB) with lower conduction loss and lower interruption time to solve the problems. The proposed topology is based on the inverse current injection method, which uses the capacitor to enforce the fault current to zero. In the case of the bidirectional fault current interruption, the capacitor does not change its polarity after identifying the direction of fault current, which can reduce the interruption time accordingly. A switching control algorithm for the proposed topology is presented in detail. Different operation modes of proposed HCB, such as normal current mode, breaking fault current mode, discharging, and reversing capacitor voltage modes after clearing the fault, are considered in the proposed algorithm. The proposed topology with the switching control algorithm is tested in a simulation-based system. Different simulation scenarios such as temporary and permanent faults are carried out to verify the performance of the proposed topology. The simulation is performed in the Matlab/Simulink environment.

Keywords: hvdc; topology; fault current; interruption; hvdc circuit

Journal Title: Energies
Year Published: 2017

Link to full text (if available)


Share on Social Media:                               Sign Up to like & get
recommendations!

Related content

More Information              News              Social Media              Video              Recommended



                Click one of the above tabs to view related content.