Articles with "adaptive routing" as a keyword



Photo by cbarbalis from unsplash

HARE: History-Aware Adaptive Routing Algorithm for Endpoint Congestion in Networks-on-Chip

Sign Up to like & get
recommendations!
Published in 2018 at "International Journal of Parallel Programming"

DOI: 10.1007/s10766-018-0614-6

Abstract: Endpoint congestion is one of the most challenging issues when designing low latency and high bandwidth on-chip interconnection networks. Tree saturation and head-of-line blocking caused by the endpoint congestion seriously decrease system throughput and increases… read more here.

Keywords: adaptive routing; endpoint congestion; routing algorithm; congestion ... See more keywords
Photo by martindorsch from unsplash

The Case for Dynamic Bias in Global Adaptive Routing

Sign Up to like & get
recommendations!
Published in 2021 at "IEEE Computer Architecture Letters"

DOI: 10.1109/lca.2021.3061408

Abstract: Global adaptive routing is a critical component of high-radix networks in large-scale systems and is necessary to fully exploit the path diversity in high-radix topologies. The routing decision in global adaptive routing is made between… read more here.

Keywords: global adaptive; bias global; high radix; dynamic bias ... See more keywords
Photo by pete_nuij from unsplash

Adaptive Routing Design for Flying Ad Hoc Networks

Sign Up to like & get
recommendations!
Published in 2022 at "IEEE Communications Letters"

DOI: 10.1109/lcomm.2022.3152832

Abstract: Adaptive routing and efficient packet delivery in Flying Ad Hoc Networks (FANETs) are significant challenges due to underlying environment constraints, such as dynamic nature, mobility, and limited connectivity. With the increasing number of machine learning… read more here.

Keywords: flying hoc; hoc networks; packet; routing design ... See more keywords
Photo by imonnet from unsplash

First-Last: A Cost-Effective Adaptive Routing Solution for TSV-Based Three-Dimensional Networks-on-Chip

Sign Up to like & get
recommendations!
Published in 2018 at "IEEE Transactions on Computers"

DOI: 10.1109/tc.2018.2822269

Abstract: 3D integration opens up new opportunities for future multiprocessor chips by enabling fast and highly scalable 3D Network-on-Chip (NoC) topologies. However, in an aim to reduce the cost of Through-silicon via (TSV), partially vertically connected… read more here.

Keywords: first last; last cost; tsv; adaptive routing ... See more keywords