On the design and analysis of a compact array with 1T1R RRAM memory element
Sign Up to like & getrecommendations! Published in 2019 at "Analog Integrated Circuits and Signal Processing"
DOI: 10.1007/s10470-019-01488-w
Abstract: In this paper, an analysis of a Verilog-A memristor model is discussed in order to be implemented in a 1T1R cell by exploring the characterization data of an OxRRAM device. The proposed analysis is done… read more here.
Keywords: compact array; analysis; memory; design analysis ... See more keywords