A Three-Stage Amplifier With Cascode Miller Compensation and Buffered Asymmetric Dual Path for Driving Large Capacitive Loads
Sign Up to like & getrecommendations! Published in 2022 at "IEEE Transactions on Circuits and Systems II: Express Briefs"
DOI: 10.1109/tcsii.2022.3183169
Abstract: In this brief, we combine a buffered asymmetric dual-path structure with cascode Miller compensation to extend the unity-gain bandwidth of a three-stage amplifier while decreasing its power consumption. This design is implemented in a 65… read more here.
Keywords: buffered asymmetric; inline formula; asymmetric dual; tex math ... See more keywords