A 12-mW 10-GHz FMCW PLL Based on an Integrating DAC With 28-kHz RMS-Frequency-Error for 23-MHz/μs Slope and 1.2-GHz Chirp-Bandwidth
Sign Up to like & getrecommendations! Published in 2020 at "IEEE Journal of Solid-State Circuits"
DOI: 10.1109/jssc.2020.3021311
Abstract: A 10-GHz sub-sampling phase-locked loop (PLL) (SSPLL) with wideband low-noise frequency modulation for frequency-modulated continuous-wave (FMCW) radar applications is presented. It uses a low-power charge-integrating digital-to-analog converter (QDAC) to tune the voltage-controlled oscillator (VCO) in… read more here.
Keywords: chirp bandwidth; khz rms; ghz; rms frequency ... See more keywords