LAUSR

Circuit‐Level Memory Technologies and Applications based on 2D Materials

Sign Up to like & get
recommendations!
1 Published in 2022 at "Advanced Materials"

DOI: 10.1002/adma.202202371

Abstract: Memory technologies and applications implemented fully or partially using emerging 2D materials have attracted increasing interest in the research community in recent years. Their unique characteristics provide new possibilities for highly integrated circuits with superior… read more here.

Keywords: materials circuit; circuit level; technologies applications; material based ... See more keywords

The circuit architecture of cortical multisensory processing: Distinct functions jointly operating within a common anatomical network

Sign Up to like & get
recommendations!
0 Published in 2019 at "Progress in Neurobiology"

DOI: 10.1016/j.pneurobio.2019.01.004

Abstract: Our perceptual systems continuously process sensory inputs from different modalities and organize these streams of information such that our subjective representation of the outside world is a unified experience. By doing so, they also enable… read more here.

Keywords: multisensory; cortical multisensory; circuit level; multisensory processing ... See more keywords

NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning

Sign Up to like & get
recommendations!
0 Published in 2018 at "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"

DOI: 10.1109/tcad.2018.2789723

Abstract: Neuro-inspired architectures based on synaptic memory arrays have been proposed for on-chip acceleration of weighted sum and weight update in machine/deep learning algorithms. In this paper, we developed NeuroSim, a circuit-level macro model that estimates… read more here.

Keywords: inspired architectures; neuro inspired; circuit level; online learning ... See more keywords

Device and Compact Circuit-Level Modeling of Graphene Field-Effect Transistors for RF and Microwave Applications

Sign Up to like & get
recommendations!
1 Published in 2018 at "IEEE Transactions on Circuits and Systems I: Regular Papers"

DOI: 10.1109/tcsi.2018.2793852

Abstract: Graphene field-effect transistors (GFETs) are promising candidates for future nano-electronic circuitry with excellent radio frequency (RF) and microwave performance due to the ultra-high carrier mobility, large saturation velocity, and good electrical conductivity of the graphene… read more here.

Keywords: circuit level; graphene field; level; circuit ... See more keywords

Workload Compression Techniques to Scale Defect-Centric BTI Models to the Circuit Level

Sign Up to like & get
recommendations!
0 Published in 2025 at "IEEE Transactions on Circuits and Systems I: Regular Papers"

DOI: 10.1109/tcsi.2025.3570016

Abstract: Bias Temperature Instability (BTI) poses a significant challenge in ensuring the reliability of digital systems, affecting the delay of digital logic gates, which ultimately can lead into timing failures. Sophisticated defect-centric models have been developed… read more here.

Keywords: compression techniques; circuit level; compression; scale defect ... See more keywords