Articles with "clock multiplier" as a keyword



Photo from wikipedia

A 6.75–8.25-GHz −250-dB FoM Rapid ON/OFF Fractional-N Injection-Locked Clock Multiplier

Sign Up to like & get
recommendations!
Published in 2018 at "IEEE Journal of Solid-State Circuits"

DOI: 10.1109/jssc.2018.2810184

Abstract: A rapid ON/OFF LC-based fractional-N injection-locked clock multiplier (ILCM) is presented. The proposed architecture extends the merits of ILCMs to fractional-N operation. It employs a high-resolution digital-to-time converter to align the injected pulses to the… read more here.

Keywords: injection locked; locked clock; clock multiplier; fractional injection ... See more keywords
Photo from wikipedia

A 2.5–5.0-GHz Clock Multiplier With 3.2–4.5-mUIrms Jitter and 0.98–1.06 mW/GHz in 65-nm CMOS

Sign Up to like & get
recommendations!
Published in 2022 at "IEEE Transactions on Circuits and Systems II: Express Briefs"

DOI: 10.1109/tcsii.2022.3177885

Abstract: We present a two-stage cascaded clock multiplier with roughly constant energy consumption across 2.5-5.0GHz frequency range. The proposed clock multiplier consists of a reconfigurable delay-locked loop and edge combiner in the first stage while generating… read more here.

Keywords: clock multiplier; frequency; ghz; stage ... See more keywords
Photo from wikipedia

A 3.2-GHz 178-fsrms Jitter Subsampling PLL/DLL-Based Injection-Locked Clock Multiplier

Sign Up to like & get
recommendations!
Published in 2022 at "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"

DOI: 10.1109/tvlsi.2022.3169636

Abstract: This article proposes a 3.2-GHz subsampling phase-locked loop (SSPLL)-based injection-locked clock multiplier (ILCM) using a subsampling delay-locked loop (SSDLL). The proposed ILCM achieves a superior noise reduction effect at low offset frequency because of the… read more here.

Keywords: injection; injection locked; clock multiplier; based injection ... See more keywords