Articles with "cmos" as a keyword



Photo from wikipedia

An Eco‐Friendly, CMOS‐Compatible Transfer Process for Large‐Scale CVD‐Graphene

Sign Up to like & get
recommendations!
Published in 2019 at "Advanced Materials Interfaces"

DOI: 10.1002/admi.201900084

Abstract: Since the first realization of graphene synthesis through the chemical vapor deposition (CVD) method in 2009, CVD‐graphene is regarded as a key material in the future electronics industry, and one that requires high standard characteristics.… read more here.

Keywords: transfer process; graphene; cmos; process ... See more keywords
Photo from wikipedia

Fully-Solution-Processed Enhancement-Mode Complementary Metal-Oxide-Semiconductor Carbon Nanotube Thin Film Transistors Based on BiI3 -Doped Crosslinked Poly(4-Vinylphenol) Dielectrics for Ultralow-Power Flexible Electronics.

Sign Up to like & get
recommendations!
Published in 2023 at "Small"

DOI: 10.1002/smll.202207311

Abstract: The threshold voltage (Vth ) adjustment of complementary metal-oxide-semiconductor (CMOS) thin film transistors (TFTs) is one of the research hotspots due to its key role in energy consumption control of CMOS circuits. Here, ultralow-power flexible CMOS… read more here.

Keywords: metal oxide; cmos; power; complementary metal ... See more keywords
Photo from wikipedia

CMOS substrate coupling modeling and analysis flow for submicron SoC design

Sign Up to like & get
recommendations!
Published in 2017 at "Analog Integrated Circuits and Signal Processing"

DOI: 10.1007/s10470-016-0883-1

Abstract: CMOS technology substrate crosstalk modeling and a respective analysis flow that captures the affected circuit performance is described. The proposed methodology can be seamlessly integrated into any industrial Analog/RF circuit design flow, and be compatible… read more here.

Keywords: design; cmos; substrate coupling; substrate ... See more keywords
Photo from wikipedia

A subthreshold low-power CMOS LC-VCO with high immunity to PVT variations

Sign Up to like & get
recommendations!
Published in 2017 at "Analog Integrated Circuits and Signal Processing"

DOI: 10.1007/s10470-017-1047-7

Abstract: Internet of things is a topic of rising interest and intensive research, where power consumption is one of its most relevant challenges. This article presents a new radiofrequency subthreshold ultra low power LC voltage controlled… read more here.

Keywords: high immunity; cmos; power; low power ... See more keywords
Photo from wikipedia

A 14-bit 250kS/s Two-step Inverter-based Incremental SigmaDelta ADC for CMOS Image Sensor

Sign Up to like & get
recommendations!
Published in 2018 at "Analog Integrated Circuits and Signal Processing"

DOI: 10.1007/s10470-018-1238-x

Abstract: This paper presents a 14-bit Incremental Sigma-Delta $$(\varSigma \varDelta) $$ analog-to-digital converter suitable for column wise integration in a CMOS image sensor. A two step conversion is performed to improve the conversion speed. As the… read more here.

Keywords: cmos; cmos image; two step; inverter based ... See more keywords
Photo from wikipedia

On the realisation of current-mode four-quadrant CMOS cuber

Sign Up to like & get
recommendations!
Published in 2019 at "Analog Integrated Circuits and Signal Processing"

DOI: 10.1007/s10470-018-1291-5

Abstract: For the first time, a fully current-mode CMOS cube-law generator (cuber) that gives output in four quadrants is presented. The proposed circuit design is based on translinear principle of MOSFETs operating in weak inversion region.… read more here.

Keywords: mode four; mode; input range; current mode ... See more keywords
Photo by aiony from unsplash

A PVT compensated nano-ampere current reference in 0.18 µm CMOS

Sign Up to like & get
recommendations!
Published in 2019 at "Analog Integrated Circuits and Signal Processing"

DOI: 10.1007/s10470-019-01394-1

Abstract: A PVT compensated sub-µA current reference is proposed in this paper. It is based on the summation of a proportional to absolute temperature (PTAT) current with a complementary to absolute temperature current. The current generators… read more here.

Keywords: reference; temperature; current reference; pvt compensated ... See more keywords
Photo by lucabravo from unsplash

Quantitative detection system for immunostrips in 180nm standard CMOS technology

Sign Up to like & get
recommendations!
Published in 2020 at "Analog Integrated Circuits and Signal Processing"

DOI: 10.1007/s10470-020-01712-y

Abstract: In this work, a CMOS based optical read-out system for biomarker on immunostrips detection is presented. For the proposed system, a CMOS integrated circuit containing an on-chip photodiode is designed in standard 180 nm UMC CMOS… read more here.

Keywords: system; immunostrip; cmos technology; detection ... See more keywords
Photo by jma245 from unsplash

Design of full-duplex and multifunction bidirectional CMOS transceiver for optical interconnect applications

Sign Up to like & get
recommendations!
Published in 2017 at "Optical and Quantum Electronics"

DOI: 10.1007/s11082-017-1078-4

Abstract: This work presents a full-duplex and multifunction bidirectional transceiver for optical interconnect application. The transceiver utilizes a common limiting amplifier/gain stage, thus reducing total chip area and total power consumption. While providing a full-duplex bidirectional… read more here.

Keywords: multifunction bidirectional; full duplex; duplex multifunction; cmos ... See more keywords
Photo from wikipedia

Ionizing radiation damage in 65 nm CMOS technology: Influence of geometry, bias and temperature at ultra-high doses

Sign Up to like & get
recommendations!
Published in 2021 at "Microelectronics Reliability"

DOI: 10.1016/j.microrel.2020.114016

Abstract: Abstract We studied the radiation response of 3 different 65 CMOS planar technologies at the ultra-high doses expected to be reached in the HL-LHC, the upgraded large hadron collider of CERN. All the processes studied… read more here.

Keywords: temperature; cmos; ultra high; geometry ... See more keywords
Photo by olav_ahrens from unsplash

A smart noise- and RTN-removal method for parameter extraction of CMOS aging compact models

Sign Up to like & get
recommendations!
Published in 2019 at "Solid-State Electronics"

DOI: 10.1016/j.sse.2019.03.045

Abstract: Abstract In modern nanometer-scale CMOS technologies, time-zero and time-dependent variability (TDV) effects, the latter coming from aging mechanisms like Bias Temperature Instability (BTI), Hot Carrier Injection (HCI) or Random Telegraph Noise (RTN), have re-emerged as… read more here.

Keywords: method; rtn; smart noise; noise rtn ... See more keywords