A Cryo-CMOS PLL for Quantum Computing Applications
Sign Up to like & getrecommendations! Published in 2023 at "IEEE Journal of Solid-State Circuits"
DOI: 10.1109/jssc.2022.3223629
Abstract: This article presents the first cryogenic phase-locked loop (PLL) operating at 4.2 K. The PLL is designed for the control system of scalable quantum computers. The specifications of PLL are derived from the required control… read more here.
Keywords: quantum; cryo cmos; pll; phase ... See more keywords