Logic IP for Low-Cost IC Design in Advanced CMOS Nodes
Sign Up to like & getrecommendations! Published in 2020 at "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
DOI: 10.1109/tvlsi.2019.2942825
Abstract: Routing closure and design-for-manufacturability (DFM) challenges exacerbate nonrecurring engineering (NRE) costs, a steep barrier to entry for advanced sub-20-nm CMOS nodes, making low-volume fabrication of integrated circuits (ICs) almost intangible. For ICs in which the… read more here.
Keywords: cost design; cmos nodes; advanced cmos; cell ... See more keywords