A Fractional-N Digital MDLL With Background Two-Point DTC Calibration
Sign Up to like & getrecommendations! Published in 2021 at "IEEE Journal of Solid-State Circuits"
DOI: 10.1109/jssc.2021.3098009
Abstract: This article presents a fractional-N digital multiplying delay-locked loop (MDLL) that employs a digital-to-time converter (DTC) to control the reference injection for the fractional-N operation. The presented MDLL features a background two-point DTC calibration that… read more here.
Keywords: mdll; background two; two point; fractional digital ... See more keywords