Articles with "finfet cmos" as a keyword



Photo by dchuck from unsplash

5.6 Mb/mm $^{2}$ 1R1W 8T SRAM Arrays Operating Down to 560 mV Utilizing Small-Signal Sensing With Charge Shared Bitline and Asymmetric Sense Amplifier in 14 nm FinFET CMOS Technology

Sign Up to like & get
recommendations!
Published in 2017 at "IEEE Journal of Solid-State Circuits"

DOI: 10.1109/isscc.2016.7418030

Abstract: Multiported high-performance on-die memories occupy significantly more die area than a comparable single-port memory. Among various multiport memory topologies, the 1-read (R), 1-write (W) 8-transistor (T) Static Random Access Memory (SRAM) with a decoupled read… read more here.

Keywords: sense amplifier; 1r1w sram; finfet cmos; small signal ... See more keywords
Photo by trhammerhead from unsplash

A 32 Gb/s, 4.7 pJ/bit Optical Link With −11.7 dBm Sensitivity in 14-nm FinFET CMOS

Sign Up to like & get
recommendations!
Published in 2018 at "IEEE Journal of Solid-State Circuits"

DOI: 10.1109/jssc.2017.2778280

Abstract: This paper presents a 32 Gb/s non-return-to-zero optical link using 850-nm vertical-cavity surface-emitting laser-based multi-mode optics with 14-nm bulk FinFET CMOS circuits. The target application is the integration of optics on to the first-level package,… read more here.

Keywords: optical link; dbm sensitivity; link; finfet cmos ... See more keywords
Photo from wikipedia

A 128 Gb/s, 11.2 mW Single-Ended PAM4 Linear TIA With 2.7 μArms Input Noise in 22 nm FinFET CMOS

Sign Up to like & get
recommendations!
Published in 2022 at "IEEE Journal of Solid-State Circuits"

DOI: 10.1109/jssc.2022.3147467

Abstract: We review the design trade-offs that exist in CMOS inverter-based shunt-feedback transimpedance amplifier (SF-TIA) when optimizing for energy efficiency. We analyze the performance of series and shunt inductive peaking techniques for bandwidth enhancement and identify… read more here.

Keywords: cmos; 128 single; finfet cmos; inline formula ... See more keywords

A 72-GS/s, 8-Bit DAC-Based Wireline Transmitter in 4-nm FinFET CMOS for 200+ Gb/s Serial Links

Sign Up to like & get
recommendations!
Published in 2023 at "IEEE Journal of Solid-State Circuits"

DOI: 10.1109/jssc.2022.3228632

Abstract: This article details the design and measurement of a digital-to-analog converter (DAC)-based source-series terminated (SST) transmitter (TX) for wireline applications in 4-nm FinFET CMOS technology. The DAC achieves 8-bit resolution and high analog output bandwidth… read more here.

Keywords: wireline; finfet cmos; transmitter; dac based ... See more keywords