Articles with "hardware architectures" as a keyword



Photo by ann10 from unsplash

HS‐IDEOR—A tool for conceptual modeling and designing of hardware architectures focused on object recognition

Sign Up to like & get
recommendations!
Published in 2022 at "Computer Applications in Engineering Education"

DOI: 10.1002/cae.22515

Abstract: Considering the increasing demand for object recognition systems, it is crucial that modern engineering courses include tools and methods to ensure that students acquire the theoretical and practical skills necessary to become specialists in designing… read more here.

Keywords: recognition; conceptual modeling; focused object; hardware architectures ... See more keywords
Photo from wikipedia

Efficient Hardware Architectures for Accelerating Deep Neural Networks: Survey

Sign Up to like & get
recommendations!
Published in 2022 at "IEEE Access"

DOI: 10.1109/access.2022.3229767

Abstract: In the modern-day era of technology, a paradigm shift has been witnessed in the areas involving applications of Artificial Intelligence (AI), Machine Learning (ML), and Deep Learning (DL). Specifically, Deep Neural Networks (DNNs) have emerged… read more here.

Keywords: neural networks; specialized hardware; hardware; deep neural ... See more keywords
Photo from wikipedia

High-Speed Hardware Architectures and FPGA Benchmarking of CRYSTALS-Kyber, NTRU, and Saber

Sign Up to like & get
recommendations!
Published in 2023 at "IEEE Transactions on Computers"

DOI: 10.1109/tc.2022.3222954

Abstract: Post-Quantum Cryptography (PQC) has emerged as a response of the cryptographic community to the danger of attacks performed using quantum computers. All PQC schemes can be implemented in software and hardware using conventional (non-quantum) computing… read more here.

Keywords: high speed; speed hardware; hardware; crystals kyber ... See more keywords
Photo from wikipedia

Optimum MDC FFT Hardware Architectures in Terms of Delays and Multiplexers

Sign Up to like & get
recommendations!
Published in 2021 at "IEEE Transactions on Circuits and Systems II: Express Briefs"

DOI: 10.1109/tcsii.2020.3022528

Abstract: In this brief, we show how to derive all the optimum multi-path delay commutator (MDC) fast Fourier transform (FFT) hardware architectures in terms of delays and multiplexers and calculate the number of such architectures. The… read more here.

Keywords: number; delays multiplexers; fft hardware; hardware architectures ... See more keywords