HARM: A Hint-Based Assertion Miner
Sign Up to like & getrecommendations! Published in 2022 at "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
DOI: 10.1109/tcad.2022.3197525
Abstract: This article presents HARM, a tool to generate linear temporal logic (LTL) assertions starting from a set of user-defined hints and the simulation traces of the design under verification (DUV). The tool is agnostic with… read more here.
Keywords: assertion; assertion miner; hint based; harm hint ... See more keywords