Bandwidth Enhancement to Continuous-Time Input Pipeline ADCs
Sign Up to like & getrecommendations! Published in 2018 at "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
DOI: 10.1109/tvlsi.2017.2763129
Abstract: This paper presents design analysis and insights for a new continuous-time input pipeline (CTIP) analog-to-digital converter (ADC) architecture that has enhanced bandwidth. An all-pass filter-based analog delay in the signal path allows bandwidth extension to… read more here.
Keywords: resetting integrator; continuous time; time input; input pipeline ... See more keywords