A 12-b 10-GS/s Interleaved Pipeline ADC in 28-nm CMOS Technology
Sign Up to like & getrecommendations! Published in 2017 at "IEEE Journal of Solid-State Circuits"
DOI: 10.1109/jssc.2017.2747758
Abstract: A 12-bit 10-GS/s interleaved (IL) pipeline analog-to-digital converter (ADC) is described in this paper. The ADC achieves a signal to noise and distortion ratio (SNDR) of 55 dB and a spurious free dynamic range (SFDR)… read more here.
Keywords: pipeline; adc; sub adcs; interleaved pipeline ... See more keywords