Evaluating nanomagnetic logic circuit layouts using different clock schemes
Sign Up to like & getrecommendations! Published in 2020 at "Analog Integrated Circuits and Signal Processing"
DOI: 10.1007/s10470-020-01648-3
Abstract: The complementary metal oxide semiconductor technology, CMOS, is reaching its physical limitations, as the transistors’ feature size decreases. A promising alternative is the nanomagnetic logic technology (NML), a paradigm of field-coupled nanocomputing. This technology applies… read more here.
Keywords: evaluating nanomagnetic; layouts using; nanomagnetic logic; circuit layouts ... See more keywords