A Mixed-Critical Consistent Update Algorithm in Software Defined Time-Triggered Ethernet Using Time Window
Sign Up to like & getrecommendations! Published in 2020 at "IEEE Access"
DOI: 10.1109/access.2020.2984749
Abstract: Software Defined Networking (SDN) presents a tremendous opportunity for developing abstract management of network updates. However, network updates introduce challenges in terms of consistency. Many consistent update algorithms are proposed for Ethernet, but there is… read more here.
Keywords: critical update; time; update algorithm; time triggered ... See more keywords
SAFE—A Scalable and Agile Framework for Mixed Critical Event Detection
Sign Up to like & getrecommendations! Published in 2025 at "IEEE Access"
DOI: 10.1109/access.2025.3617419
Abstract: Real-time video stream processing is challenging for detection of mixed critical events. Challenges lie in developing a scalable platform that not only detects multiple events according to their criticality but can also meet multi-tenancy requirements.… read more here.
Keywords: detection; safe scalable; scalable agile; mixed critical ... See more keywords
Real-Time Detection of Mixed-Critical Events Using Vision-Language Models
Sign Up to like & getrecommendations! Published in 2025 at "IEEE Access"
DOI: 10.1109/access.2025.3622638
Abstract: This paper addresses the detection and classification of mixed-critical events, such as fire incidents, traffic accidents, and violence-related events in urban surveillance systems. It proposes a novel multimodal lightweight framework for these applications. Traditional event… read more here.
Keywords: detection; real time; critical events; event ... See more keywords
The Self-Aware Information Processing Factory Paradigm for Mixed-Critical Multiprocessing
Sign Up to like & getrecommendations! Published in 2022 at "IEEE Transactions on Emerging Topics in Computing"
DOI: 10.1109/tetc.2020.3011663
Abstract: In order to provide performance increases despite the end of Moore’s law and Dennard scaling, architectures aggressively exploit data- and thread-level parallelism using billions of transistors on a single chip, enabled by extreme geometry miniaturization.… read more here.
Keywords: mixed critical; information processing; processing factory; self aware ... See more keywords