Articles with "networks chip" as a keyword



Photo by 20164rhodi from unsplash

Routing design in optical networks-on-chip based on gray code for optical loss reduction

Sign Up to like & get
recommendations!
Published in 2021 at "Optik"

DOI: 10.1016/j.ijleo.2020.166198

Abstract: Abstract An advanced electronics world and enhanced capability in nanoscale circuitry design require optimal integration in the design of electronic systems. Efforts are still being made to design and build integrated systems. In the old… read more here.

Keywords: chip based; optical loss; networks chip; chip ... See more keywords
Photo from wikipedia

Logic programming approaches for routing fault-free and maximally parallel wavelength-routed optical networks-on-chip (Application paper)

Sign Up to like & get
recommendations!
Published in 2017 at "Theory and Practice of Logic Programming"

DOI: 10.1017/s1471068417000424

Abstract: Abstract One promising trend in digital system integration consists of boosting on-chip communication performance by means of silicon photonics, thus materializing the so-called Optical Networks-on-Chip. Among them, wavelength routing can be used to route a… read more here.

Keywords: paper; optical networks; logic programming; networks chip ... See more keywords
Photo by charlesdeluvio from unsplash

Adaptive Dynamic Shortest Path Search Algorithm in Networks-on-Chip Based on Circulant Topologies

Sign Up to like & get
recommendations!
Published in 2021 at "IEEE Access"

DOI: 10.1109/access.2021.3131635

Abstract: A new pair routing algorithm for transmitting messages in multiprocessor systems and networks-on-chip based on circulant networks of arbitrary dimension is proposed. It allows using all reserve shortest paths in the presence of destructive factors… read more here.

Keywords: shortest paths; networks chip; based circulant; topology ... See more keywords
Photo from wikipedia

A Top-Down Modeling Approach for Networks-on-Chip Components Design: A Switch as Case Study

Sign Up to like & get
recommendations!
Published in 2023 at "IEEE Access"

DOI: 10.1109/access.2023.3235276

Abstract: The design of Networks-on-Chip (NoCs) components implies a wide range of techniques and methods to address the microarchitecture of the packet-forwarding components, where routers and switches are the most complex because they constitute the NoC’s… read more here.

Keywords: microarchitecture; methodology; design; approach ... See more keywords
Photo from wikipedia

A Novel Virtual-Cluster Based Architecture of Double-Layer Optical Networks-on-Chip

Sign Up to like & get
recommendations!
Published in 2020 at "Journal of Lightwave Technology"

DOI: 10.1109/jlt.2020.2975933

Abstract: Optical Networks-on-Chip (ONoCs) have been proposed as the most promising solution for on-chip multi-core processors interconnection infrastructure due to its low latency, low power dissipation, and high bandwidth density. In ONoCs, the mesh topology is… read more here.

Keywords: optical networks; networks chip; double layer; structure ... See more keywords
Photo from wikipedia

Multi-Layer Diagnosis for Fault-Tolerant Networks-on-Chip

Sign Up to like & get
recommendations!
Published in 2017 at "IEEE Transactions on Computers"

DOI: 10.1109/tc.2016.2628058

Abstract: In order to tolerate faults that emerge in operating Networks-on-Chip, diagnosis techniques are employed for fault detection and localization. On various network layers, diverse diagnosis methods can be employed which differ in terms of their… read more here.

Keywords: network; diagnosis; layer; multi layer ... See more keywords
Photo from wikipedia

Bridging the Gap between Resilient Networks-on-Chip and Real-Time Systems

Sign Up to like & get
recommendations!
Published in 2020 at "IEEE Transactions on Emerging Topics in Computing"

DOI: 10.1109/tetc.2017.2736783

Abstract: Conventional fault-tolerance approaches for Networks-on-Chip (NoCs) cannot be applied to high dependability systems due to their different goals and constraints. These systems impose strict integrity, resilience and real-time requirements. In order to meet these requirements,… read more here.

Keywords: networks chip; real time; gap resilient; bridging gap ... See more keywords
Photo by palivo_duracka from unsplash

Routing Algorithms in Optimal Degree Four Circulant Networks Based on Relative Addressing: Comparative Analysis for Networks-on-Chip

Sign Up to like & get
recommendations!
Published in 2023 at "IEEE Transactions on Network Science and Engineering"

DOI: 10.1109/tnse.2022.3211985

Abstract: The solution of the problem of organizing optimal communications in circulant networks of degree four is considered. For a family of optimal circulant networks with the minimum diameter and average distance for any number of… read more here.

Keywords: circulant networks; routing algorithms; relative addressing; degree four ... See more keywords
Photo from wikipedia

Clustered Networks-on-Chip: Simulation and Performance Evaluation

Sign Up to like & get
recommendations!
Published in 2017 at "International Journal of Computing"

DOI: 10.12785/ijcds/060201

Abstract: In many-core Networks-on-Chip (NoC) systems, two topics have recently been researched; NoC clustering and NoC simulation. NoC clustering investigates grouping processing elements (PEs) based on common characteristics between them, like spatial locality or communication patterns.… read more here.

Keywords: noc clustering; performance; networks chip; simulation ... See more keywords
Photo by thisisengineering from unsplash

A Survey of Software-Defined Networks-on-Chip: Motivations, Challenges and Opportunities

Sign Up to like & get
recommendations!
Published in 2021 at "Micromachines"

DOI: 10.3390/mi12020183

Abstract: Current computing platforms encourage the integration of thousands of processing cores, and their interconnections, into a single chip. Mobile smartphones, IoT, embedded devices, desktops, and data centers use Many-Core Systems-on-Chip (SoCs) to exploit their compute… read more here.

Keywords: challenges opportunities; software defined; survey; networks chip ... See more keywords