Pinning Page Structure Entries to Last-Level Cache for Fast Address Translation
Sign Up to like & getrecommendations! Published in 2022 at "IEEE Access"
DOI: 10.1109/access.2022.3217484
Abstract: As the memory footprint of emerging applications continues to increase, the address translation becomes a critical performance bottleneck owing to frequent misses on the Translation Lookaside Buffer (TLB). In addition, the TLB miss penalty becomes… read more here.
Keywords: page; last level; tlb; page structure ... See more keywords