Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA
Sign Up to like & getrecommendations! Published in 2021 at "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
DOI: 10.1109/tvlsi.2021.3072866
Abstract: The quasi-cyclic (QC) low-density parity-check (LDPC) code is a key error correction code for the fifth generation (5G) of cellular network technology. Designed to support several frame sizes and code rates, the 5G LDPC code… read more here.
Keywords: parallel flexible; processing rate; architecture; rate ... See more keywords