DC-PCM: Mitigating PCM Write Disturbance with Low Performance Overhead by Using Detection Cells
Sign Up to like & getrecommendations! Published in 2019 at "IEEE Transactions on Computers"
DOI: 10.1109/tc.2019.2930972
Abstract: As DRAM scaling becomes ever more difficult, Phase Change Memory (PCM) is attracting attention as a new memory or storage class memory. Unfortunately, PCM cell data can be changed by frequently writing ‘0’ to adjacent… read more here.
Keywords: write disturbance; pcm; performance overhead; low performance ... See more keywords