Sign Up to like & get
recommendations!
2
Published in 2017 at "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
DOI: 10.1109/tcad.2016.2600241
Abstract: We revisit the specification of control circuits and protocols written as regular expressions, and propose a synthesizable subset of the sequences that can be written in the property specification language and system Verilog assertions standards.…
read more here.
Keywords:
regular expressions;
seres hardware;
synthesis regular;
revisited psl ... See more keywords