Articles with "risc" as a keyword



Metabolically Stable Anomeric Linkages Containing GalNAc-siRNA Conjugates: An Interplay among ASGPR, Glycosidase, and RISC Pathways.

Sign Up to like & get
recommendations!
Published in 2023 at "Journal of medicinal chemistry"

DOI: 10.1021/acs.jmedchem.2c01337

Abstract: Conjugation of synthetic triantennary N-acetyl-d-galactosamine (GalNAc) to small interfering RNA (siRNA) mediates binding to the asialoglycoprotein receptor (ASGPR) on the surface of hepatocytes, facilitating liver-specific uptake and siRNA-mediated gene silencing. The natural β-glycosidic bond of… read more here.

Keywords: anomeric linkages; sirna; galnac sirna; glycosidase ... See more keywords

Rational optimization of siRNA to ensure strand bias in the interaction with the RNA-induced silencing complex.

Sign Up to like & get
recommendations!
Published in 2023 at "Chemical communications"

DOI: 10.1039/d3cc01143g

Abstract: To ensure specificity of small interfering RNAs (siRNAs), the antisense strand must be selected by the RNA-induced silencing complex (RISC). We have previously demonstrated that a 5'-morpholino-modified nucleotide at the 5'-end of the sense strand… read more here.

Keywords: silencing complex; strand; induced silencing; rna induced ... See more keywords

Fault tolerance evaluation study of a RISC-V microprocessor for HEP applications

Sign Up to like & get
recommendations!
Published in 2024 at "Journal of Instrumentation"

DOI: 10.1088/1748-0221/19/02/c02012

Abstract: The utilization of a radiation-hard microprocessor or a System-on-Chip (SoC) design methodology significantly benefits the future design of ASICs for HEP experiments. To evaluate the fault tolerance of a radiation-hard design, it is important to… read more here.

Keywords: risc; fault tolerance; evaluation study; microprocessor ... See more keywords

Abnormal Reverse Intersystem Crossing of Polaron-Pair States and Its Conversion to Intersystem Crossing via the Regulation of Intermolecular Electron-Hole Spacing Distance

Sign Up to like & get
recommendations!
Published in 2020 at "Physical review applied"

DOI: 10.1103/physrevapplied.14.024011

Abstract: Reverse intersystem crossing (RISC) unexpectedly dominates the interconversion of polaron pairs in the traditional fluorescent material 4-(dicyanomethylene)-2-tert-butyl-6-(1,1,7,7-tetramethyljulolidin-4-yl-vinyl)-4H-pyran (DCJTB), with a large energy gap (\ensuremath{\Delta}${E}_{\mathrm{ST}}$) between singlet and triplet excitons, by employing the magnetoelectroluminescence detection technique.… read more here.

Keywords: pair; polaron; intersystem crossing; intersystem ... See more keywords
Photo from wikipedia

RISC-V Instruction Set Architecture Extensions: A Survey

Sign Up to like & get
recommendations!
Published in 2023 at "IEEE Access"

DOI: 10.1109/access.2023.3246491

Abstract: RISC-V is an open-source and royalty-free instruction set architecture (ISA), which opens up a new era of processor innovation. RISC-V has the characteristics of modularization and extensibility, and explicitly supports domain-specific custom extensions. Nowadays, RISC-V… read more here.

Keywords: set architecture; isa extensions; risc isa; survey ... See more keywords

HSP-V: Hypervisor-Less Static Partitioning for RISC-V COTS Platforms

Sign Up to like & get
recommendations!
Published in 2024 at "IEEE Access"

DOI: 10.1109/access.2024.3399601

Abstract: Virtualization technology has played a pivotal role in consolidating Mixed-Criticality Systems (MCS) onto a single computing platform. However, not all RISC-V processors present in Commercial Off-The-Shelf (COTS) platforms feature the so called Hypervisor extension, which… read more here.

Keywords: hypervisor; static partitioning; risc cots; risc ... See more keywords

Power Side-Channel Attacks on Crypto-Core Based on RISC-V ISA for High-Security Applications

Sign Up to like & get
recommendations!
Published in 2024 at "IEEE Access"

DOI: 10.1109/access.2024.3477961

Abstract: With the advancement of IoT edge devices, the threat to sensitive data processed at these devices is increasing. This research aims to enhance processor’s built-in resilience against power analysis attacks (PAA) by expanding pipeline stages,… read more here.

Keywords: risc isa; core; side channel; risc ... See more keywords

Spike-RISC: Algorithm/ISA Co-Optimization for Efficient SNNs on RISC-V

Sign Up to like & get
recommendations!
Published in 2025 at "IEEE Access"

DOI: 10.1109/access.2025.3577946

Abstract: Artificial intelligence has proven its benefits in many domains. Yet, traditional deep learning models are still too energy and compute-intensive for resource-constrained edge environments. Spiking neural networks (SNNs) promise a more energy-efficient and low-latency alternative… read more here.

Keywords: risc; algorithm; optimization efficient; spike risc ... See more keywords

Accelerating ML Recommendation With Over 1, 000 RISC-V/Tensor Processors on Esperanto's ET-SoC-1 Chip

Sign Up to like & get
recommendations!
Published in 2022 at "IEEE Micro"

DOI: 10.1109/mm.2022.3140674

Abstract: Machine learning (ML) recommendation workloads have demanding performance and memory requirements and, to date, have largely been run on servers with x86 processors. To accelerate these workloads (and others), Esperanto Technologies has implemented over 1,000… read more here.

Keywords: accelerating recommendation; recommendation; recommendation 000; soc chip ... See more keywords

Designing Low-Power RISC-V Multicore Processors With a Shared Lightweight Floating Point Unit for IoT Endnodes

Sign Up to like & get
recommendations!
Published in 2024 at "IEEE Transactions on Circuits and Systems I: Regular Papers"

DOI: 10.1109/tcsi.2024.3427681

Abstract: The increasing interest in RISC-V from both academia and industry has motivated the development and release of a number of free, open-source cores based on the RISC-V instruction set architecture. Specifically, the use of lightweight… read more here.

Keywords: multicore processors; floating point; risc; power ... See more keywords

Hybrid Hardening Approach for a Fault-Tolerant RISC-V System-On-Chip

Sign Up to like & get
recommendations!
Published in 2024 at "IEEE Transactions on Nuclear Science"

DOI: 10.1109/tns.2024.3406021

Abstract: The New Space era has driven a wide array of applications in novel space missions with an increasing demand for processors with high computational capabilities while simultaneously maintaining low power consumption, flexibility, and reliability. Soft-core… read more here.

Keywords: system; risc; system chip; software ... See more keywords