A Sub-Sampling-Chopper PLL With Residual-Free Charge-Sharing Canceling Achieving 39-fsrms Jitter and -258.2-dB FoMJ
Sign Up to like & getrecommendations! Published in 2025 at "IEEE Transactions on Circuits and Systems II: Express Briefs"
DOI: 10.1109/tcsii.2025.3584215
Abstract: This brief presents a sub-sampling-chopper (SS-CPLL) that incorporates a chopper-stabilized phase detector (PD) and charge pump (CP), along with a novel low-power, residual-free charge-share-canceling (RF-CSC) scheme. It features: Firstly, a cross-coupled pre-charging across two chopping… read more here.
Keywords: sub sampling; sampling chopper; residual free; jitter ... See more keywords