Smoothing the Way for Digital Phase-Locked Loops: Clock Generation in the Future with Digital Signal Processing for Mitigating Spur and Interference
Sign Up to like & getrecommendations! Published in 2019 at "IEEE Microwave Magazine"
DOI: 10.1109/mmm.2019.2898022
Abstract: Phase-locked loops (PLLs) are widely deployed in most electronic systems to generate a desired clock frequency, perform clock data recovery (CDR), and achieve frequency or phase modulation depending on the intended applications, such as Wi-Fi,… read more here.
Keywords: locked loops; smoothing way; phase locked; clock ... See more keywords