Articles with "spice model" as a keyword



Photo from wikipedia

A passive SPICE model for rectennas

Sign Up to like & get
recommendations!
Published in 2018 at "COMPEL - The international journal for computation and mathematics in electrical and electronic engineering"

DOI: 10.1108/compel-04-2017-0163

Abstract: Purpose This paper aims to present a SPICE model to represent antennas in receiving mode. The model can be used to evaluate the performance of the antenna when it is coupled to several different nonlinear… read more here.

Keywords: methodology; spice model; circuit; model ... See more keywords
Photo by thinkmagically from unsplash

Analog Integrated Circuits Based on Wafer-Level Two-Dimensional MoS2 Materials With Physical and SPICE Model

Sign Up to like & get
recommendations!
Published in 2020 at "IEEE Access"

DOI: 10.1109/access.2020.3034321

Abstract: In this article, accurate physical and SPCIE model of wafer-level monolayer molybdenum disulfide (MoS2) device are developed to guide the devices and circuits design, which is the foundation of high-performance analog chip design. Moreover, the… read more here.

Keywords: analog integrated; spice model; mos2; model ... See more keywords
Photo by thinkmagically from unsplash

Analysis of DIBL Effect and Negative Resistance Performance for NCFET Based on a Compact SPICE Model

Sign Up to like & get
recommendations!
Published in 2018 at "IEEE Transactions on Electron Devices"

DOI: 10.1109/ted.2018.2875661

Abstract: In this paper, we describe an improved SPICE model for the negative capacitance field-effect transistor (NCFET). According to the law of conservation of charge, the model is built based on the relationship between the gate… read more here.

Keywords: negative resistance; spice model; dibl effect; effect ... See more keywords
Photo from wikipedia

SPICE MODEL OF DRAIN INDUCED BARRIER LOWERING IN SYMMETRIC JUNCTIONLESS DOUBLE GATE MOSFET

Sign Up to like & get
recommendations!
Published in 2019 at "International Journal of GEOMATE"

DOI: 10.21660/2019.55.4510

Abstract: A SPICE model of Drain Induced Barrier Lowering (DIBL) has been proposed for a symmetric junctionless double gate (JLDG) MOSFET. For this purpose, the potential distribution in the channel is obtained using the Poisson equation,… read more here.

Keywords: double gate; spice model; model drain; model ... See more keywords
Photo from wikipedia

Compact SPICE Model of Memristor with Barrier Modulated Considering Short- and Long-Term Memory Characteristics by IGZO Oxygen Content

Sign Up to like & get
recommendations!
Published in 2022 at "Micromachines"

DOI: 10.3390/mi13101630

Abstract: This paper introduces a compact SPICE model of a two-terminal memory with a Pd/Ti/IGZO/p+-Si structure. In this paper, short- and long-term components are systematically separated and applied in each model. Such separations are conducted by… read more here.

Keywords: long term; compact spice; spice model; model ... See more keywords