A Jitter Programmable Digital Bang-Bang PLL Using PVT-Invariant Stochastic Jitter Monitor
Sign Up to like & getrecommendations! Published in 2024 at "IEEE Journal of Solid-State Circuits"
DOI: 10.1109/jssc.2024.3401593
Abstract: We propose a digital bang-bang phase locked-loop (DBPLL) whose output rms jitter can be set to a user-defined value. By using a stochastic jitter monitoring circuit (JMC) and automatic loop bandwidth control, the proposed BBPLL… read more here.
Keywords: digital bang; stochastic jitter; pll; jitter ... See more keywords