Sign Up to like & get
recommendations!
0
Published in 2020 at "Surface and Interface Analysis"
DOI: 10.1002/sia.6885
Abstract: The surface topology of porous silicon (PSi) is a relevant parameter that decides the compatibility of such substrate with CMOS process. Using standard resistivity (1–10 Ω·cm) of Si substrate to fabricate PSi‐S is a low…
read more here.
Keywords:
substrate cmos;
substrate;
industry;
process ... See more keywords