RF transceiver and transmission line behavioral modeling in VHDL-AMS for wired RFNoC
Sign Up to like & getrecommendations! Published in 2017 at "Analog Integrated Circuits and Signal Processing"
DOI: 10.1007/s10470-017-0975-6
Abstract: Despite the exceptional progress of MPSoC architectures, on chip communication networks remain a lock for the evolution of their performances due to the power consumption and the delay in data carrying. In this context, the… read more here.
Keywords: vhdl ams; transceiver transmission; transmission line; wired rfnoc ... See more keywords