Device and circuit analysis of a sub 20 nm double gate MOSFET with gate stack using a look-up-table-based approach
Sign Up to like & getrecommendations! Published in 2017 at "Journal of Semiconductors"
DOI: 10.1088/1674-4926/38/12/124001
Abstract: In this paper, we explore the possibility of mapping devices designed in TCAD environment to its modeled version developed in cadence virtuoso environment using a look-up table (LUT) approach. Circuit simulation of newly designed devices… read more here.
Keywords: look table; gate; approach; environment ... See more keywords