A 23.2-to-26-GHz Low-Jitter Fast-Locking Sub-Sampling PLL Based on a Function-Reused VCO-Buffer and a Type-I FLL With Rapid Phase Alignment
Sign Up to like & getrecommendations! Published in 2024 at "IEEE Journal of Solid-State Circuits"
DOI: 10.1109/jssc.2024.3458463
Abstract: This article presents a type-II sub-sampling phase-locked loop (SSPLL) that achieves low jitter, low spur, and sub- $\mu $ s locking time when synthesizing millimeter-wave (mm-wave) frequencies. The proposed function-reused (FR) voltage-controlled oscillator (VCO)-buffer eliminates… read more here.
Keywords: sub sampling; fll; jitter; vco buffer ... See more keywords