Articles with "vlsi architecture" as a keyword



Photo by joakimnadell from unsplash

Variable-Rate VLSI Architecture for 400-Gb/s Hard-Decision Product Decoder

Sign Up to like & get
recommendations!
Published in 2021 at "IEEE Transactions on Circuits and Systems I: Regular Papers"

DOI: 10.1109/tcsi.2020.3035419

Abstract: Variable-rate transceivers, which adapt to the conditions, will be central to energy-efficient communication. However, fiber-optic communication systems with high bit-rate requirements make design of flexible transceivers challenging, since additional circuits needed to orchestrate the flexibility… read more here.

Keywords: vlsi architecture; variable rate; rate; hard decision ... See more keywords
Photo from wikipedia

Low Complexity VLSI Architecture Design Methodology for Wigner Ville Distribution

Sign Up to like & get
recommendations!
Published in 2020 at "IEEE Transactions on Circuits and Systems II: Express Briefs"

DOI: 10.1109/tcsii.2020.2992514

Abstract: In this brief, we propose a low complexity VLSI architecture design Methodology for Wigner Ville Distribution (WVD) computation. The proposed methodology performs both auto and cross WVD computations using only the half number of Fast… read more here.

Keywords: architecture design; complexity vlsi; vlsi architecture; methodology ... See more keywords
Photo from wikipedia

High-Performance VLSI Architecture of DLMS Adaptive Filter for Fast-Convergence and Low-MSE

Sign Up to like & get
recommendations!
Published in 2022 at "IEEE Transactions on Circuits and Systems II: Express Briefs"

DOI: 10.1109/tcsii.2022.3141687

Abstract: This brief presents a high-performance VLSI architecture of delayed least mean square (DLMS) adaptive filter for fast-convergence and low-mean square error (MSE) using distributed arithmetic (DA). The proposed design estimates response against the adaptation delays… read more here.

Keywords: adaptive filter; performance vlsi; vlsi architecture; high performance ... See more keywords
Photo by joakimnadell from unsplash

MInSC: A VLSI Architecture for Myocardial Infarction Stages Classifier for Wearable Healthcare Applications

Sign Up to like & get
recommendations!
Published in 2023 at "IEEE Transactions on Circuits and Systems II: Express Briefs"

DOI: 10.1109/tcsii.2022.3222738

Abstract: Myocardial Infarction (MI) is a critical heart abnormality causing millions of fatalities worldwide every year. MI progress in three stages based on its severity causing several changes in an Electrocardiogram (ECG) signal. It is very… read more here.

Keywords: tex math; vlsi architecture; myocardial infarction; inline formula ... See more keywords
Photo by acfb5071 from unsplash

Power-Efficient VLSI Architecture of a New Class of Dyadic Gabor Wavelets for Medical Image Retrieval

Sign Up to like & get
recommendations!
Published in 2023 at "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"

DOI: 10.1109/tvlsi.2022.3213186

Abstract: Gabor wavelet is widely used in the analysis of texture features. It is found that Gabor wavelet filter bank (FB) requires infinite precision (due to irrational coefficients) to extract accurate directional textural features for which… read more here.

Keywords: gabor; power; vlsi architecture; gabor wavelet ... See more keywords