Articles with "voltage reference" as a keyword



An ultra-low power high-precision logarithmic-curvature compensated all-CMOS voltage reference in 65 nm CMOS

Sign Up to like & get
recommendations!
Published in 2021 at "Analog Integrated Circuits and Signal Processing"

DOI: 10.1007/s10470-021-01806-1

Abstract: In this paper, a low-complexity resistorless high-precision sub-1 V MOSFET-only voltage reference is presented. To obtain an accurate output, a curvature-compensation technique is used, canceling its logarithmic temperature dependence regardless of the value of the… read more here.

Keywords: power; voltage; high precision; voltage reference ... See more keywords

A 28 ppm/°C, 2.54 ppm/V, −77 dB@100 Hz pico-ampere voltage reference for high-end IoT systems

Sign Up to like & get
recommendations!
Published in 2019 at "AEU - International Journal of Electronics and Communications"

DOI: 10.1016/j.aeue.2018.12.013

Abstract: Abstract This paper presents a pico-ampere voltage reference for IoT systems with high performance in line regulation and power supply rejection ratio (PSRR). Based on the leakage current characteristics of MOSFETs, the reference voltage is… read more here.

Keywords: iot systems; pico ampere; voltage reference; ampere voltage ... See more keywords

0.55–1.8 V, 7.5 nW, 225.5 mV, CMOS‐only subthreshold voltage reference

Sign Up to like & get
recommendations!
Published in 2019 at "Electronics Letters"

DOI: 10.1049/el.2018.7970

Abstract: This Letter presents a wide supply voltage range, ultra-low power, and CMOS-only subthreshold voltage reference. A complementary-to-absolute-temperature (V CTAT ) generator implemented by a standard V TH transistor and a high V TH transistor is… read more here.

Keywords: supply voltage; reference; voltage; temperature ... See more keywords

An approach for designing leakage compensated voltage reference circuit

Sign Up to like & get
recommendations!
Published in 2024 at "International Journal of Electronics"

DOI: 10.1080/00207217.2024.2312564

Abstract: ABSTRACT In this paper, the design of CMOS-based and recyclic folded cascode (RFC)-based voltage reference circuits is presented. Further inherent leakage compensation technique using diode connected MOSFET is introduced, which results in the compensation of… read more here.

Keywords: temperature; leakage; reference circuit; reference ... See more keywords

A 1.8-nW, −73.5-dB PSRR, 0.2-ms Startup Time, CMOS Voltage Reference With Self-Biased Feedback and Capacitively Coupled Schemes

Sign Up to like & get
recommendations!
Published in 2021 at "IEEE Journal of Solid-State Circuits"

DOI: 10.1109/jssc.2020.3028506

Abstract: This article presents a nanowatt CMOS voltage reference using self-biased and capacitively coupled schemes for improving the power supply rejection ratio (PSRR) and settling time without power-intensive auxiliary amplifiers and bias circuits. The chip was… read more here.

Keywords: capacitively coupled; time; self biased; cmos voltage ... See more keywords
Photo from wikipedia

An All-MOSFET Voltage Reference-Based PUF Featuring Low BER Sensitivity to VT Variations and 163 fJ/Bit in 180-nm CMOS

Sign Up to like & get
recommendations!
Published in 2021 at "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"

DOI: 10.1109/tcad.2020.3024884

Abstract: In this article, a novel subthreshold voltage reference (VR)-based physical unclonable function (PUF) is presented. With two native nMOS transistors stacked on top for providing bias current and two bottom low threshold voltage (LVT) nMOS… read more here.

Keywords: voltage; reference based; ber; voltage reference ... See more keywords

Picowatt, 0.45–0.6 V Self-Biased Subthreshold CMOS Voltage Reference

Sign Up to like & get
recommendations!
Published in 2017 at "IEEE Transactions on Circuits and Systems I: Regular Papers"

DOI: 10.1109/tcsi.2017.2754644

Abstract: In this paper, a self-biased temperature-compensated CMOS voltage reference operating at picowatt-level power consumption is presented. The core of the proposed circuit is the self-cascode MOSFET (SCM) and two variants are explored: a self-biased SCM… read more here.

Keywords: voltage reference; voltage; self biased; temperature ... See more keywords

A 0.4-V Wide Temperature Range All-MOSFET Subthreshold Voltage Reference With 0.027%/V Line Sensitivity

Sign Up to like & get
recommendations!
Published in 2018 at "IEEE Transactions on Circuits and Systems II: Express Briefs"

DOI: 10.1109/tcsii.2018.2794512

Abstract: This brief presents a CMOS voltage reference for ultra-low-power applications, such as in implementable medical devices and energy harvesting-based wireless sensor nodes. In these applications, excellent capabilities to reject interference from power sources and work… read more here.

Keywords: voltage; temperature; reference 027; voltage reference ... See more keywords

Nano-Power CMOS Voltage Reference for RF-Powered Systems

Sign Up to like & get
recommendations!
Published in 2018 at "IEEE Transactions on Circuits and Systems II: Express Briefs"

DOI: 10.1109/tcsii.2018.2857626

Abstract: This brief presents a fully CMOS voltage reference based on a self-biased topology, which provides low current consumption while saving silicon area. Temperature compensation is achieved by means of a subthreshold triode-based Widlar current reference… read more here.

Keywords: voltage; voltage reference; power; reference ... See more keywords
Photo from wikipedia

A −40 °C to 140 °C Picowatt CMOS Voltage Reference With 0.25-V Power Supply

Sign Up to like & get
recommendations!
Published in 2021 at "IEEE Transactions on Circuits and Systems II: Express Briefs"

DOI: 10.1109/tcsii.2021.3088157

Abstract: This brief presents a picowatt CMOS voltage reference with ultra-low supply and wide temperature range. Biased by PMOS leakage current, ultra-low voltage and ultra-low power consumption are achieved. The temperature range is enlarged by using… read more here.

Keywords: voltage; supply; power; temperature ... See more keywords

A 64.7 nA, –65dB@1 kHz, and Dual-Output CMOS Voltage Reference With Multi-Loop Active Load Without Trimming

Sign Up to like & get
recommendations!
Published in 2025 at "IEEE Transactions on Circuits and Systems II: Express Briefs"

DOI: 10.1109/tcsii.2025.3577401

Abstract: This brief presents a trimming-less and dual-output CMOS voltage reference for low power applications based on specific active load and body bias technology. A multi-loop active load connected in a nested structure is proposed to… read more here.

Keywords: text; tex math; voltage reference; inline formula ... See more keywords